

Project information

Project full title	European network for developing new horizons for RIs
Project acronym	EURIZON
Grant agreement no.	871072
Instrument	Research and Innovation Action (RIA)
Duration	01/02/2020 - 31/01/2024
Website	https://www.eurizon-project.eu/

Deliverable information

Deliverable no.	2.4
Deliverable title	Functional tests of the developed readout solution
Deliverable responsible	WUT
Related	WP2, task 2
Work-Package/Task	
Type (e.g. Report; other)	Report
Author(s)	Wojciech M. Zabołotny and Marek Gumiński, for the WP2.2
	participants
Author(s) affiliation	Warsaw University of Technology (WUT)
Dissemination level	Public
Document Version	1.0
Date	23.01.2024
Download page	https://www.eurizon-project.eu/results/deliverables

Document information

Version no.	Date	Author(s)	Comment
1.0	24.01.2024	Wojciech M. Zabołotny, Marek	
		Gumiński (WUT)	

Table of Contents

Spis treści

Project information	.1
Deliverable information	.1



Document information
Table of Contents
Introduction
Background
Achievements in the second phase of the Project
Functional tests performed
Test of communication between the Linux driver and GERI board
9. Test of communication between the controlling software and GERI board
P
Test of communication between the controlling software and FEE ASICs in FEB boards10
Test of transmission of data from FEE ASICs to the PC hosting the GERI board
Test of synchronization of the readout chain
Conclusions
Publications being result of the Project
References



Introduction

The initial aim of that task in the initial CREMLINplus project was the development of the readout chain for the BM@N experiment at JINR, utilizing the synergy with preparing the readout chain for the CBM experiment at GSI.

However, after the Russian aggression against Ukraine, the Project was converted into the EURIZON project and the goals of the task WP2.2 have been reoriented accordingly.

Instead of developing the readout chain for a single experiment, a more versatile, modular solution suitable for different applications was needed. The main aim was to enable work on mCBM and CBM DAQ in remote sites that are not allowed to use the GBTX-based readout boards or the CRI1 boards. Another purpose was to provide a limited readout solution for quality-assurance sites to control the tested front-end electronics and receive the data.

An additional expected result was providing a base solution for developing of readout chains for other experiments.



The general view of the developed readout chain is shown in Figure 1.

Figure 1. General view of the readout chain based on GERI and GBTxEMU boards. The FEB boards contain the SMX front end ASICs. The GBTxEMU is a replacement for the GBTx-based CROB boards used in the standard CBM readout chain. The GERI board is a replacement for the CRI board used in the standard CBM readout chain.

Background

Certain goals were achieved in the first phase of the project when it was realized as CREMLINplus. The basic readout chain based on the GBTxEMU board controlled by the old DPB board [1] was created and tested. The tests have proven its ability to acquire the data in the triggerless mode correctly.

The concept of the GERI board based on a commercial TEC0330 board from Trenz has been created, and necessary modifications (including replacement of the clock generator and adding routing of the clock signal) have been defined.



Development of IP cores for the standard CBM readout chain and the one created in the Project was started. Those included the new SMX controller (HCTSP bridge) and a PCIe-Wishbone bridge. Most of the results achieved in that phase have been published in [P1] and [P2].

Achievements in the second phase of the Project

During the second phase, significant work was oriented toward developing the final GERI firmware. The dedicated DMA engine for high-performance data acquisition was created. It was designed with testability in mind. Therefore, the hardware architecture, the associated Linux driver, and the sample control and data acquisition application was tested in the modified QEMU emulator (described in [P3]). The block diagram of the emulation environment is shown in Figure 2. A hardware implementation using the new High-Level Synthesis (HLS) approach was created and tested based on the results achieved.



Figure 2. The block diagram of the QEMU-based system used for the verification of the DMA engine architecture and for the associated software development. Image reproduced from [P3].

The DMA engine enables the acquisition of data split into packets. Different packets may be processed in parallel with multiple CPU cores. Additionally, it contains a PCIe-Wishbone bridge. The DMA engine is described in publication [P4], and its block diagram is shown in Figure 3.





Figure 3. The block diagram of the DMA engine implemented with HLS technology. Diagram reproduced from [P4].

Another important solution for GERI firmware developed and tested in the framework of EURIZON project was the data concentrator. To solve the problems faced during the earlier work on data preprocessing and concentration in the CBM readout chain [2,3], the new concentration scheme with the interconnection network was proposed. The first solution [P5] was based on the Beneš network, simplified using the brute-force approach analysis. Such a concentrator was sufficient for collecting data from 8 inputs but required relatively big memory storing possible network configurations. Further analysis of the concentrating network resulted in the development of a scalable (tested for 16 inputs in hardware and for 32 inputs in simulation) and significantly simpler concentrator described in [P6] (the block diagram of the concentrator is shown in Figure 4). That concentrator has been successfully integrated into the GERI firmware.



Figure 4. Block diagram of the scalable data concentrator. Diagram reproduced from [P6].

The GBTxEMU firmware was also subjected to further improvements. To better match the needs of testing sites for the CBM experiment at FAIR, the firmware has been modified to enable a 160 MHz E-Link clock in FEE communication, with runtime switchable of E-Link clock frequency. Additionally, the code was refactored for more flexible E-Link pins allocation and E-Link signals routing. The GERI firmware has also been modified to support 80 MHz and 160 MHz E-Link clock frequency. However, the frequency selection must be done before the firmware compilation.



To properly reconstruct tracks and build the events, the system clock and time counters in the GERI board and connected GBTxEMU boards must be properly synchronized with the reference clock and time value delivered to the GERI board. In the CBM experiment, the dedicated TFC (Time and Fast Control) system will be responsible for providing those signals. For the readout chain developed in the Project a model of that system has been implemented as a modification of the DPB firmware [1] running on an AFCK board. To test the proper synchronization, the TFC model transmits the reference clock and time counter via the GBT link and generates an LVDS time signal corresponding to the lowest bit of the time counter. The signal is inverted when the selected bit of the time counter changes its value – resulting in the injection of time markers every 2^N clock period.

The synchronization system shown in Figure 5 has already been implemented in GBTxEMU. A similar synchronization system shown in Figure 6 has been added in GERI.



Figure 5. Clock recovery, jitter cleaner and synchronization system in GBTxEMU board.





Figure 6. Clock recovery, jitter cleaner, and synchronization system in the GERI board.

Additionally, especially for the synchronization tests, the GERI firmware was modified to transmit the time counter value in unused bits of the downlink frame. The GBTxEMU has been extended with a receiver that samples the LVDS timing signal at a frequency of 960 MHz, detects the time marker and records its position with ca. 1 ns resolution related to the active slope of the recovered reference clock. That position, together with the time counter value are written to the Wishbone-accessible FIFO. The whole system for testing the synchronization is shown in Figure 7.



Figure 7. The whole system for testing the synchronization of the readout chain.

The software supporting the readout chain consists of the Linux driver for the GERI board and the data acquisition application written in C, and of the control scripts written in Python.



Functional tests performed

The following tests have been performed to verify the essential functionalities of the prepared readout solution. The test have been ordered so that the particular test relies on the correct result of the previous ones.

Test of communication between the Linux driver and GERI board

The FPGA firmware was uploaded to the GERI board located in a PC computer, and the computer was restarted. Then the presence of the device was tested with the lspci utility:

```
# lspci -v -d 32ab:8018
24:00.0 Memory controller: Device 32ab:8018
Subsystem: Device 32ab:0007
Flags: fast devsel, IRQ 79
Memory at a0000000 (64-bit, non-prefetchable) [size=256M]
Memory at bfce0000 (64-bit, non-prefetchable) [size=128K]
Memory at b0000000 (64-bit, non-prefetchable) [size=128M]
Capabilities: [80] Power Management version 3
Capabilities: [c0] Express Endpoint, MSI 00
Capabilities: [100] Advanced Error Reporting
Capabilities: [300] Secondary PCI Express
Kernel modules: wzdaq drv
```

The board was properly recognized as a PCI Express device supported by the wzdaq_drv driver. After loading the driver, the memory areas were properly mapped, the interrupt line was connected, and the device was recognized as a bus-mastering DMA device. Additionally, the special files for communication with the board were created:

```
# insmod wzdaq drv.ko
# dmesq
[...]
[549397.972252] mmio start=bfce0000, mmio end=bfcfffff,
mmio len=20000, irq=79
[549397.972276]
                 agwb start=b0000000, agwb end=b7fffff,
agwb len=8000000
# lspci -v -d 32ab:8018
24:00.0 Memory controller: Device 32ab:8018
     Subsystem: Device 32ab:0007
     Flags: bus master, fast devsel, latency 0, IRQ 79
    Memory at a0000000 (64-bit, non-prefetchable) [size=256M]
    Memory at bfce0000 (64-bit, non-prefetchable) [size=128K]
    Memory at b0000000 (64-bit, non-prefetchable) [size=128M]
    Capabilities: [80] Power Management version 3
     Capabilities: [c0] Express Endpoint, MSI 00
     Capabilities: [100] Advanced Error Reporting
     Capabilities: [300] Secondary PCI Express
    Kernel driver in use: wzab daq1
    Kernel modules: wzdaq drv
# ls -l /dev/my *
```



Deliverable no. D2.4

eurizon

ls -1 /dev/my_*
crw----- 1 root root 238, 0 Jan 22 19:56 /dev/my_ctrl0
crw----- 1 root root 239, 0 Jan 22 19:56 /dev/my daq0

The test results confirmed correct operation of the GERI board with the driver

Test of communication between the controlling software and GERI board

After loading the driver, the Python script for controlling the GERI board was loaded. The access to its internal registers was verified.

```
# python3
>>> import versatile_dma_iface
>>> geri = versatile_dma_iface.versatile_dma_iface("/dev/my_ctrl0")
>>> import agwb
>>> regs = agwb.top(geri,0x0)
>>> print(hex(regs.ID.read()))
0x1ed91fca
>>> print(hex(regs.VER.read()))
0xadd15038
>>>
```

The test has proven the correct operation of the access to the internal Wishbone bus of the GERI board from the Python-based control software.

Test of communication between the controlling software and GBTxEMU boards

After loading the driver, the Python script for configuring the GERI board and establishing the communication with GBTxEMU was loaded. The access to GBTxEMU internal registers was verified.

```
# python3 -i gbt_access.py 2
Waiting for tfc rx lock
RB CLKin0 LOS
                    : 0
RB CLKin0 SEL
                     : 1
RB CLKin1 LOS
                     : 0
RB CLKin1 SEL
                     : 0
                     : 0
RB CLKin2 SEL
RB DAC VALUE
                     : 513
RB HOLDOVER
                     : 0
RB PLL1 LD
                     : 0
RB PLL1 LD LOST
                     : 1
RB PLL2 LD
                     : 1
RB PLL2 LD LOST
                     : 0
Locked!
Waiting for frame clock alignment with GBT frame
Waiting for MMCM lock
MMCM locked
GBT RX Ready
```



Deliverable no. D2.4

eurizon

GBT frame clock not locked to GBT frame! Resetting MMCM Waiting for MMCM lock MMCM locked GBT RX Ready GBT frame clock not locked to GBT frame! Resetting MMCM Waiting for MMCM lock MMCM locked GBT RX Ready GBT frame clock not locked to GBT frame! Resetting MMCM Waiting for MMCM lock MMCM locked GBT RX Ready GBT frame clock not locked to GBT frame! Resetting MMCM Waiting for MMCM lock MMCM locked GBT RX Ready GBT frame clock locked to GBT frame! {'link ready': 1, 'rx ready': 1, 'rx header locked': 1, 'tx ready': 1, 'tx phaligned': 1, 'tx phaligned val': 1} Succeeded in : 1 Read GBTxEMU firmware ID: 0x1ed91fca and VER: 0x52c6231d >>>

The test results agree with expectations. After a few attempts, the appropriate alignment of the GBT transmitter frame clock is achieved. Then, the proper operation of the GBT uplink incoming from the GBTxEMU is detected. Afterward, access to the ID and VER registers in the GBTxEMU is correctly performed.

Test of communication between the controlling software and FEE ASICs in FEB boards

After loading the driver, the Python script for configuring the GERI board and establishing the communication with the FEE ASICs (SMX) was loaded.

The script has correctly recognized the configuration of the connected FEB board:

```
# python3 -i gbt_access_part.py 1
{'link_ready': 1, 'rx_ready': 1, 'rx_header_locked': 1, 'tx_ready': 1,
'tx_phaligned': 1, 'tx_phaligned_val': 1}
Succeeded in : 1
Clock:2
Read GBTxEMU firmware ID: 0x1ed91fca and VER: 0x52c6231d>>> print(se)
[
```



```
Setup Element:
 Group: 1
 Downlink: 0
 Uplinks: [0, 1, 2, 3, 4, 5, 6, 7]
 ASICs Map:
   ASIC address 0x0: (ASIC uplink, uplink): (0, 4)
   ASIC address 0x1: (ASIC uplink, uplink): (0, 0)
   ASIC address 0x2: (ASIC uplink, uplink): (0, 5)
   ASIC address 0x3: (ASIC uplink, uplink): (0, 1)
   ASIC address 0x4: (ASIC uplink, uplink): (0, 6)
   ASIC address 0x5: (ASIC uplink, uplink): (0, 2)
   ASIC address 0x6: (ASIC uplink, uplink): (0, 7)
   ASIC address 0x7: (ASIC uplink, uplink): (0, 3)
 Clock Phase Characteristic:
   Optimal Phase: 24
   Window Length: 70
   Eye Windows:
     Uplink 0:
                                                           XXXXXXX
    Uplink 1:
                                                           XXXXXXX
     Uplink 2:
                                                             XXXXX
     Uplink 3:
                                                       XXXXXXX
     Uplink 4:
                                                             XXXXXXX
     Uplink 5:
                                                            XXXXXXXX
     Uplink 6:
                                                             XXXXXX
     Uplink 7:
                                                         XXXXXXX
 Data phase characteristics:
    Uplink 0:
     Optimal Phase: 13
     Window Length: 60
     Eye Window:
                                                             XXXX
    Uplink 1:
     Optimal Phase: 11
     Window Length: 57
     Eye Window:
                                                         X XXX
    Uplink 2:
     Optimal Phase: 23
     Window Length: 45
     Eye Window: X
                                                               X XXXX
    Uplink 3:
     Optimal Phase: 12
     Window Length: 58
     Eve Window:
                                                         X XXXX
    Uplink 4:
     Optimal Phase: 29
     Window Length: 46
     Eye Window: ____XXXXX__
                                                                      XXXXX
    Uplink 5:
```



Optimal Phase: 29	
Window Length: 46	
Eye Window:XXXXX	XXXX
Uplink 6:	
Optimal Phase: 27	
Window Length: 48	
Eye Window: XXXX	XXXX
Uplink 7:	
Optimal Phase: 24	
Window Length: 47	
Eve Window: X	XXXX

```
,
>>>
```

Access to the internal registers of the SMX chips was verified:

```
Reading the SMX addresses:
>>> sxs[1].read(192,22)
1
>>> sxs[2].read(192,22)
2
Read/write access:
>>> sxs[2].read(192,14)
0
>>> sxs[2].write(192,14,1234)
>>> sxs[2].read(192,14)
1234
>>>
```

The test has shown correct communication between the controlling software and the FEE ASIC (SMX) chips in the FEB board.

Test of transmission of data from FEE ASICs to the PC hosting the GERI board

The following preparatory steps were performed before the test:

- Loading the GERI driver.
- Running the script for initialization of huge-pages-based data buffer
- Starting the data acquisition application

```
# ./wzdaq_app_geri 0
I'm trying to open our device!
I'm trying to set number of HP!
I'm trying to set DMA buffer!
I'm trying to start engine!
I'm trying to switch on IRQ!
```

Then the Python script configuring the SMX chips to send the test data was started:

```
# python3 -i gbt_access_dma.py 1
```



{'link_ready': 1, 'rx_ready': 1, 'rx_header_locked': 1, 'tx_ready':
1, 'tx_phaligned': 1, 'tx_phaligned_val': 1}
Succeeded in : 2
Read GBTxEMU firmware ID: 0x1ed91fca and VER: 0x52c6231d

The data-receiving application started to receive the packets with acquired data:

```
[...]
Evt:52, first:387982, last:39929f, w2=0, w3=0
00000034579acce7,0000001b72831125,000000000000000,000000000000000,
247ffb36247ffaea,24fefbe524fcf3c9,24fefbe524fcf3c9,247ffd76247ffd44,
[...]
24c51457247ff958,247ffbc6247ffae8,247ffb38240007c0,247ffd4a247ffc8a,
00000034ed9acce7,0000001b72c01a25,0000000000000000,000000000000000,
Evt:53, first:39929f, last:3aa94c, w2=0, w3=0
00000035579acce7,0000001b72c01a25,000000000000000,00000000000000,
247ffeee247ffdd8,22201994240004e8,247fff30247ffea6,247ff85024c8208f,
[...]
247fff4822e0820d,247ff8da24cc30c4,24da69a9247ff91e,24da69a924cd34d2,
00000035ed9acce7,0000001b72fd2325,0000000000000000,000000000000000,
Evt:54, first:3aa94c, last:3bc0b2, w2=0, w3=0
00000036579acce7,0000001b72fd2325,000000000000000,000000000000000,
247ffab024cd34d2,247ffcd2247ffb30,247ffd7a247ffc52,247ffef424000420,
[...]
247ffa44247ff9d6,22eaaaa4247ffa3c,22ebaeb2247ffb5a,24d6596724ecb2c3,
00000036ed9acce7,0000001b733a2c25,0000000000000000,000000000000000,
Evt:55, first:3bc0b2, last:3cd881, w2=0, w3=0
00000037579acce7,0000001b733a2c25,000000000000000,000000000000000,
24d6596724ecb2c3,247ffd98247ffdce,247fffaa247ffe50,247ff8fe247fff84,
[...]
24dc71ce24f8e382,247ff9e8247ff8fa,222019e424dd75d8,247ffb48247ffa38,
00000037ed9acce7,0000001b73773525,0000000000000000,00000000000000,
[...]
```

The reception of data could be controlled using the appropriate GERI register

```
>>> g.regs.datapath.triv_proc.ctrl.run.writef(0) # Stop reception
>>> g.regs.datapath.triv_proc.ctrl.run.writef(1) # Start reception
```

The received data were stored in the file and verified for correctness. The test has proven the correct transmission of data.

Test of synchronization of the readout chain

A test of synchronization was performed in the configuration shown in Figure 7. The TFC model running in the AFCK board was working continuously. The GBTxEMU and GERI were initialized, and afterwards, the synchronization was checked in two ways. The first test provided very fast



verification. The delay between the center of the received time marker and the moment when the selected bit in the received time counter value has changed was checked using the ILA analyzer. The example recorded waveforms are shown in Figure 8. The fluctuation of delay by ca. 1 ns is visible.

The measurement was repeated after reinitialization of GBTxEMU and/or GERI. The results have shown that the delay is stable with accuracy of ca. 1 ns between reinitializations. However, the recompilation of the firmware may change the delay.

For verification of the long-term stability of the delay, the FIFO containing information about the time position of the central slope of the time marker was read periodically. Those tests have shown that the delay remains stable in the range of ± 1 ns.

The tests have proven correct synchronization and coherent delay after reinitialization of GBTxEMU. However, small delay changes have been observed if the GBTxEMU was reinitialized shortly after reinitialization of the GERI board. That problem may be worked around, but it is worth further investigation and elimination.



Waveform - hw_ila_2																									?	_ 0 X
Q + - & ▶ ≫		50	× +	I II	H		e i er	I Fe I	•F -	Тні																0
ILA Status: Idla			448	1.11				1.																		^
Name	Mahua																									
Name	value	445	<u> </u>	450	<u> </u>	455	,	160	40	5	470	++++	5	480	V	485	49	10 1	495		500	÷ + 5	95	510		515
✓ ♥ sync_in_data[7:0]	ro	00	<u>i v </u>	TT			<u>X m</u>	1 00	<u>. </u>	1 00 X		1 00 1.	<u>/ 11</u>	<u>ν ου γ</u> .	<u>, ш</u>		<u>/ m</u>	<u>, aa v</u> .	X_111	<u>, 66</u> Y.	<u> </u>	<u>, ao</u> '	<u>, 11</u>	<u>ν ου γ.</u>	<u> </u>	<u> </u>
8 [7] 14 [6]	1					_			_		_					_			_							
16 [0] 14 [5]	1										-	-		- 11							-					
14 [4]	1						-												_ 		-					
- [1]]6 [3]	0																									
16 [2]	0																									
16 [1]	0																									
1ê [0]	0																									
> ♥ clk_120_period[1:0]	2	2 0 1	2 0	1/2/0	1/2	0 1 2	01	2 0 1	2 0 1	201	2 0 1 2	012	0/1/2	0 1/2	0 1 2	0 1 2	0 1 2	0/1/2	0 1 2	0)1)2	2 0 1 2	0/1	0/1/2	0 1 2	0 1 2	0 1 2
> V reverse_any_vector[79:24]	001ae0aca667ea		(00)	l)0	01	001	601	. 001.	. 001.		. 001	601	001	001	001	001	661	001	001	001	601	001	001	001	001	601
> Time LSBs	3ea	(3e	<) 3	ieb X	3ec	3ed	X 3ee	3ef) зf	€ 3f1	3f2	X 3f3	3f4	3f5	X 3f6	3f7	3f8	3f9	Зfa	X 3fb	3fc	X 3fd	3fe	3ff	666	001
		Update	i at: 2	024- Ja	n-16 1	4:54:2	9						_	_												~
	· · · · ·	· ·																								/
Waveform - hw ila 2																									2	
Waveform - hw_ila_2			× .	14	ы		•- +F	L De	-r -	·lul															?	_ 0 ×
Waveform - hw_ila_2 Q + - & > I UA Status: Idla - - > > I	[]	20	× -	r H	H	순 :	±r +f	F#	+F -	. н															?	×
Waveform - hw_ila_2 Q + - & > > 1 ILA Status: Idle	■ []⊒ @, Q	00	× +	Г Н	ы	1	tr +F	Ţ#	*[-	. н															?	_ 0 ×
Waveform - hw_ila_2 Q + - & > > ILA Status: Idle Name	Value	445	× +	「 I ∢	M	12 1 455	tr +F	[+	∗ [-	5 5	470	[⁴	5	480		485		0	495		500		95	510	?	×
Waveform - hw_ilia_2 Q + - ⊕ > > ILA ILA Status: Idle Name -	Value	445	× • 448 	「 450 ff	►	±≝ : 455 • \ • \ •	° +Γ 	F# 60	•[-	5 X 00 X	470 . ff	4	″5 ∑	480 X 00 X.	χ. ττ	485	45 X ff	0 00 .	1495 (ff	, ee ,	500 ff	5 00 1	95 	510 00 (.	? ff	× ¢ 515 00 (.
Waveform - hw_ila_2 Q + - (b) > I ILA Status: Idle Name (c) 1 (c) 1 (c) 1 (c)	Dr Qr Qr Value 00 1	445	× • 448 . [[▲ 450 ff	•	-± : 455 • (•) •	±r +Γ ↓ +Γ	[+ 60 . (00)	+[]+ 40 -) _ f1	5 	470 	- 4 X 66 .	rs χff	1439 X 99 X.	ý í f	485	, ^{4ξ} χ ff	10 X 00 X.	1495 (ff	, X 60 X.	1500 ff	- 5 / 00 /	os X_ff	510 00 \.	?	_ □ × \$ 515 00 X.
Waveform - hw_lia_2 Q + − d:	D Q Q Value 0 0 1 1 1	445	∦ + 448 	450 ff	•	±≝ : 455 • \ • \ •	≌ +ſ , , , , , , , , , , , , , , , , , , ,	Fe 660 . <u>0</u> 0		5 00 00	1470 	4	rs X_ff	480	ý í ť	485 00 X.	, X	10 \	1495 (ff	<u>, 60).</u>	500 <u></u>	5	95 χ_ff	- 1510 (00) .	?	515 00 X.
Waveform - hw_lia_2 Q + & ▶ > 1 ILA Status: Idle Name ✓ \$\status: Idle 14 (5) 14 (6) 14 (5) 14 (4)	Value e0 1 1 0	445	¥ •1 448 • 1	150 ff		±≝ : 455 • \ • \ •	tr +Γ ((() +F () +F () +F	60 . 00	•[]• 4(f1	5 , 00 , 00	470	4	rs	400	<u>X</u> tf	485	, 46 ,	00 00 00 00 00	1495 (ff	<u>, 66).</u>	500 ff	5	95 X ff	510	?	×
Waveform - hw_lia_2 Q. + − dt ▶ ▶ TLA Status: Idle V Φ[sync_in_data[7:0] 4 (7) 4 (0) 4 (5) 4 (2) 4 (3)	Data Qata Qata <th< td=""><td>445</td><td>× • 448 • • 1</td><td>「 I∢ 450 ff</td><td></td><td>± : 455 </td><td>± +[, , , , , , , , , , , , , , , , , , ,</td><td>F# </td><td>-]+ 40</td><td>5 , 00 , 00</td><td>470</td><td>, 4 X 06 (.</td><td>rs χ</td><td>480</td><td><u>X</u> ff</td><td>485</td><td>146 X ff</td><td>10 X 00 X.</td><td>495 (ff</td><td>χ σο χ.</td><td>500 </td><td>5 _00 \.</td><td>95 . X ff</td><td>510</td><td>?</td><td>515 00 00</td></th<>	445	× • 448 • • 1	「 I∢ 450 ff		± : 455 	± +[, , , , , , , , , , , , , , , , , , ,	F#	-]+ 40	5 , 00 , 00	470	, 4 X 06 (.	rs χ	480	<u>X</u> ff	485	146 X ff	10 X 00 X.	495 (ff	χ σο χ.	500 	5 _00 \.	95 . X ff	510	?	515 00 00
Waveform - hw_lia_2 Q ↓ + - & > > > ILA Status: Jole Name ↓ [7] ↓ [7] ↓ [6] ↓ [9] ↓ [4] ↓ [3] ↓ [2]	Del Qe Qe e0 1 1 0 0 0	445	× •	「 ↓ 450 ff		± : • • • •	tr +Γ 	60 . 00	-]* 4(-) -) -) -) -) -) -) -) -) -)	5 X 00 X	1470 ff	, 4 X 00 (.	75 <u></u> χ_ff		ý ff	485	, 45 X #f		1495 (ff	, , , , , , , , , , , , , , , , , , ,	500 1 / ff	, 5 X 00 X .	x ff		?	515 00 00
Waveform - hw_lia_2 Q, + − & > > TLA Status: Idle Name ✓ ♥ [sync_1_data[7:0] id [7] id [5] id [5] id [4] id [2] id [2] id [1] id [2] id [2	Data Qate Qate <thqate< th=""> Qate Qate <thq< td=""><td>445</td><td></td><td>450 ff</td><td></td><td>455</td><td>1+ 1+</td><td>F60 . 00</td><td>-]* 40 </td><td>5</td><td>1470 </td><td>4</td><td>75 <u> </u></td><td></td><td>ý tť</td><td></td><td></td><td>ю (00).</td><td> 495 X ff</td><td><u>, 60 , 1</u></td><td>590 1 1 1 1 1 1 1 1 1 1 1 1 1</td><td>5</td><td>95 <u> </u></td><td>510</td><td>?</td><td> ×</td></thq<></thqate<>	445		450 ff		455	1+ 1+	F60 . 00	-]* 40 	5	1470 	4	75 <u> </u>		ý tť			ю (00).	495 X ff	<u>, 60 , 1</u>	590 1 1 1 1 1 1 1 1 1 1 1 1 1	5	95 <u> </u>	510	?	×
Waveform - hw_lia_2 Q. 4+1 (b) → → → ILA Status: Idle V Ø [sync,in_data[7:0] i 4 [5] i 5 [5] i 6 [5] i 7	Image: Base of the second se	445	× +	450 <u></u>		± :	1+ 1+ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Fee	-]* 90)	5	1470 . ff		rs		X ff	485			1495 X ff	, , , , , , , , , , , , , , , , , , ,	500	5	95 <u> </u>		?	×
Waveform - hw_lia_2 Q. + − dt > > TLA Statuty: Idle Name	D Q Q e0 1 1 1 0 0 0 0 0 0 0 0 2 2 2 2	445 00	× +	1/2/0		12 : 	* +[Fee	»[- , 40 , 40 , 41 , 40 , 41 , 40 , 41 , 41 , 41 , 41 , 41 , 41 , 41 , 41	5 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	470 		75 X X X @ (1) Z) • (1) <u>2</u>	485			495 ff	00 (1/2	500 ff	5	95 <u>↓</u> ff ↓ ↓ (0)(1) <u>/</u> 2	510	?	×
Waveform - hw_lia_2 Q + & → > > → LA Status: [dle Name ♥ aync.in_data(7:0) iii (7) iii (6) iii (4) iii (2) iii (1) iii (2) iii (1) iii (1) iii (1) iii (2) iii (2) ii (2) ii (2)	Value e0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	445		F 4 150 ff 1/2/0 10		12 1 455 	2r +	Fee 160 . 00 . 00	• [-	5 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	470 	4 (00) 001 200 001 200	/5 X ff X ff X 0 (1)(2) X 001	4159 (00)) = (1) (2) (0) (1) (2) (0) (1) (2) (0) (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2	485 00 (0 (1 / 2 001	44 4f	00	495 ff 0 1 2 001	00 () (Z 00 () (Z 00 () (Z 00 () (Z	599 ff 0(1)(Z 00(1),(Z) 001	5 0003 0013 0013	25 ∑ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	510 00 .	?	×
Waveform - hw, lia, 2 Q, l + t - e d	Image: Description Image:	445 00 2 0 1 001 3ee		「 ↓ 1/2 \ 0 1 \ 0 ieb \	► I	12 	tr +[60 .000 2001 2001 3ef	• [-	5 00 00 00 00 00 00 00 00 00 00 00 00 00	470 . ff 2 0 1 2 . 991 3f2	4 00 · ·	/5	130 00 (- 0 1 2 00 1 2 00 1 2 00 1 - 2) ff) 0)(1)(2)(0)(1)(2)(001)) 3f6	485 00 (. 00 (.) 00 (.) 00 (.) 01 (.) 01 (.) 01 (.) 01 (.) 01 (.)	<pre></pre>	×0 (00) (00) (00) (00) (00) (319	0 1 Z	06). 06).	500 ff 0(1)Z 001 3fc	5 00 00 00 00 00 00 00 00 00 00 00 00 00	25 × ff 00112 001 × 3fe	510 00 . 00 . 0	? 	515 00 (, 0) 1 (2 001 001
Waveform - hw_lia_2 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Image: Image and the second	445 00 2)01 001 3ee		1/2/0 10	▶ 	12 1 455 	2 +	[m] 160 160 160 160 160 160 160 160	e[- 40 . f1 2 0 1 2 0 1 3 f	5 00 00 20 20 20 20 20 20 20 20 20 20 20	470 . ff 2 0 1 2 . 001 3f2	4 000000000000000000000000000000000000	75	480 00 00 0 1/2 001 5f5) ff 0)(1)(2) 00)1)(2) 00)1) 00)1) 00)1	405 00 (· 00 (· 0) 0) 0) 0) 0) 0) 0) 0) 0) 0) 0) 0) 0)		00 00 00 00 00 00 00 00 00 00 00 00 00	495 ff 0 1/2 601 3fa) 00 00 0 0 1 (z 0 0 1 (z) 0 0 1 (z)	500 ff 0 1 Z 001 3fc	5 00 00 00 00 00 10 00 10 00000000	95 .	510 (00) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0).	? 4f 0)1/2 000	515 00 (, 0) () (2 001 001
Waveform - hw_lia_2 Q. + - &> > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > >	Ia Qa Qa Value	145 00 201 001 001	X *	1/2/0 10	▶ ↓ 1 \ 2 101 3ec	12 1 455 	2r + f	[∞ 160 160 160 160 160 160 160 160	9 - 40 - - - - - - - - - -	5 00 00 00 00 00 00 00 00 00 0	1470 . ff 2 0 1 2 3f2	4 • • • • • • • • • • • • • • • • • • •	75 ff 0 (1/2 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.2) 00(1.	480 00 (.) 00 (.) 0 (1/2) 0 (1/2) 0 (0) 0 (1/2) 0 (0) 0 (1/2) 0 (0) 0 (1/2) 0 (0) 0 (1/2) 0 (1/2) 0 (0) 0 (.)	× ff 0 (1/2 001 × 3f6	485 00 0	44 ff 001 2 001 3fa	00). 00). 00]. 00]. 3f9	495 ff 0 1/2 601 3fa) 00 (.) 0 (0 (1/2 (001) (01)	500 ff 	5 X 00 0 0 0 0 1 3 0 0 1 3 0 0 1 3 0 0 1 3 0 0 1 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0	95	510 000	? (ff) 0(1) 2 001	× * 515 00 . 00 . 00 . 00 . 00 .
Waveform - hw_ilia_2 > > > > > > > > > > > > > > > > > > > > > > > > > > > > > I LA Status: [sile Name > I I <td>Image: Constraint of the second sec</td> <td></td> <td></td> <td>[] 4 ff 1/2/0 10</td> <td>▶1</td> <td>155 </td> <td>2r + f</td> <td>[€ . 00 . 00 . 00 . 00 . 00 . 00 . 00 . 0</td> <td>. 40 . fl 2 0 1 2 0 1 3 f</td> <td>5 5 5 5 5 5 5 5 5 5 5 5 5 5</td> <td>470 ,</td> <td>4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>75 41 00 1/2 001 314</td> <td>480 0 0 0 1 2 0 01 315</td> <td><pre></pre></td> <td>485 00 6 1 2 6 0 1 2 6 6 1 2 6 6 1 2 7</td> <td>44 ff 001 2 001 318</td> <td>0 00 0 0 1/2 00 319</td> <td>1495 ff 0 1 (2 601 3 fa</td> <td>) (00 () (0 (1/2 (001) (3fb</td> <td>500 ff </td> <td>5 X 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>95 ff 001/2 001 3fe</td> <td>510 (00) (00) (00) (00) (00) (00) (00) (0</td> <td>? (ff) 0(1 Z 000)</td> <td> × \$ 515 00 . 00 . 00</td>	Image: Constraint of the second sec			[] 4 ff 1/2/0 10	▶1	155 	2r + f	[€ . 00 . 00 . 00 . 00 . 00 . 00 . 00 . 0	. 40 . fl 2 0 1 2 0 1 3 f	5 5 5 5 5 5 5 5 5 5 5 5 5 5	470 ,	4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	75 41 00 1/2 001 314	480 0 0 0 1 2 0 01 315	<pre></pre>	485 00 6 1 2 6 0 1 2 6 6 1 2 6 6 1 2 7	44 ff 001 2 001 318	0 00 0 0 1/2 00 319	1495 ff 0 1 (2 601 3 fa) (00 () (0 (1/2 (001) (3fb	500 ff 	5 X 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0	95 ff 001/2 001 3fe	510 (00) (00) (00) (00) (00) (00) (00) (0	? (ff) 0(1 Z 000)	× \$ 515 00 . 00
Waveform - hw_lia_2 Q. + - dt ▶ ▶ TLA Statut: Idle V = \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$	Image: Constraint of the second sec	145. 00 201 3ee		[] 4 ff 1/2/0 10 0 10	▶1	12 : 	2r + f	160 . ∕ 00 . ∕ 00	+ (40 - (1) - (1)	5 (00) (2)01, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (001, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1, (0)1,	470 170 170 170 170 170 170 170 1	4 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	75 4f 001/2 001 3f4	480 0 0 0 1 2 0 01 3 15	<pre></pre>	405 00). 00). 00). 00]. 00]. 00]. 00]. 00].	45 41 0 1 2 36		6 1 (2 60 1 (2 601 3 fa	\ 00 \. 00 \. 00 1/2 00 1/2 3fb	1500 ff ff 0 (1 / 2 0 (1 / 2 0 (1 / 3 fc	5 00 00 00 00 00 00 00 00 00 00 00 00 00	95 / ff / 0/1/2 / 00/1/2 / 00/1 / 3fe	0 1 / 2 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00 (00) (00 (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00) (00 .	? ff 0(1/2) 000	×

Figure 8. Two recordings from ILA logic analyser showing the delay between the received time marker and the associated change of the received time counter value. The change of the time counter is delayed, because it is transmitted by two GBT links in series. The sync_in_data signal is the output of the deserializer capturing the data at 960 MHz.

Conclusions

The functional tests have shown that the developed readout solution may be a basis for preparing various readout configurations. It is possible to use the full chain consisting of GERI and GBTxEMU boards, or one of its components (either GERI or GBTxEMU) with the standard mCBM or CBM readout chain. That configuration may be especially useful for testing purposes.

The components of the developed DAQ chain are used at GSI for STS assembly testing (for Full module performance tests, Burn-in tests, and Ladder assembly tests) and at GSI and KIT for STS module assembly tests (see Figure 9).

The developed chain is also planned to be used in external experiments, including the J-PARC E16 Experiment and the STRASSE Experiment t RIBF in RIKEN Nishina Center.





Figure 9. The GBTxEMU boards used for testing the STS detector modules in GSI.

Publications being result of the Project

[P1] D. Dementev et al., "Fast Data-Driven Readout System for the Wide Aperture Silicon Tracking System of the BM@N Experiment," Physics of Particles and Nuclei 52, no. 4 (July 1, 2021): 830–834, DOI: 10.1134/S1063779621040213.

 [P2] W.M. Zabołotny et al., "GBTX Emulator for Development and Special Versions of GBT-Based Readout Chains," Journal of Instrumentation 16, no. 12 (December 1, 2021): C12022, DOI: 10.1088/1748-0221/16/12/C12022 (open access preprint at https://arxiv.org/abs/2109.11591).

[P3] W. M. Zabołotny, "QEMU-Based Hardware/Software Co-Development for DAQ Systems," Journal of Instrumentation 17, no. 04 (April 4, 2022): C04004, DOI: 10.1088/1748-0221/17/04/C04004 (open access preprint at http://arxiv.org/abs/2109.14735).

[P4] Zabołotny, Wojciech Marek. 2023. "Versatile DMA Engine for High-Energy Physics Data Acquisition Implemented with High-Level Synthesis," Electronics 12, no. 4: 883 (February 9, 2023). DOI: 10.3390/electronics12040883.

[P5] M. Gumiński et al., "Beneš Network Based Efficient Data Concentrator for Triggerless Data Acquisition Systems," Electronics 12, no. 6 (March 17, 2023): 1437. DOI: 10.3390/electronics12061437

[P6] W.M. Zabołotny, "Scalable Data Concentrator with Baseline Interconnection Network for Triggerless Data Acquisition Systems". Electronics 13, no. 1. (December 23, 2023): 81. DOI: 10.3390/electronics13010081





References

[1] W.M. Zabołotny and G. Kasprowicz "Data processing boards design for CBM experiment", Proc. SPIE 9290, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2014, 929023 (25 November 2014); DOI: 10.1117/12.2073377

[2] M. Gumiński et al. "High-Speed Concentration of Sorted Data Streams for HEP Experiments." Acta Physica Polonica B Proceedings Supplement 11, no. 4 (2018): 689.DOI: 10.5506/APhysPolBSupp.11.689.

[3] M. Gumiński et al. "Sorting of STS-XYTER2 Data for Microslice Building for CBM Experiment." In Proceedings of Topical Workshop on Electronics for Particle Physics — PoS(TWEPP2018), 143. Antwerp, Belgium: Sissa Medialab, 2019. DOI: 10.22323/1.343.0143.

 [4] W.M. Zabołotny et al. "Control and Diagnostics System Generator for Complex FPGA-Based Measurement Systems" Sensors 21, no. 21 (November 6, 2021): 7378.
 DOI: https://doi.org/10.3390/s21217378

